github-wownero/RandomX
1
0
Fork 0
mirror of https://github.com/wownero/RandomX.git synced 2026-10-18 16:01:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
432 Commits 58 Branches 23 Tags
pr-reserved
Commit Graph
308 Commits
Author SHA1 Message Date
tevador e8cf27eab5 Fixed Visual Studio build 
Moved affinity to tests
Fixed strange output from mask_to_string
 2019-06-22 23:11:24 +02:00
tevador 8282413154 Updated documentation and test vectors 
Added AesGenerator1R test
Added benchmark hints if large pages fail
 2019-06-22 17:42:26 +02:00
tevadorandGitHub 91cd35ff13 Decrease the frequency of FADD/FSUB in favor of FMUL (#77) 
* this better matches CPU capabilities since execution ports are usually split 1:1 between fadd and fmul
* the frequency of FSWAP_R decreased from 8 to 4 (it's ASIC-friendly)
* activate IROL_R instruction
 2019-06-22 16:05:22 +02:00
tevadorandGitHub 83498cddf2 Different round keys for columns 0,1 and 2,3 in AesGenerator4R (#76) 
* this fixes identical sequences of columns 0/2 and 1/3 if their states are the same
* added TestU01 results for AesGenerator1R and AesGenerator4R
* added a note about the reversibility of AesHash1R
 2019-06-22 15:56:01 +02:00
tevadorandGitHub 118f3054ea Large page support for FreeBSD (#74) 2019-06-22 15:55:31 +02:00
tevadorandGitHub 07293a9378 Regression tests (#73) 
* instruction decode/execute separated into class BytecodeMachine
* added randomx-tests project
* removed the use of non-portable __COUNTER__ macro
* removed the use of unsupported FENV_ACCESS pragma
 2019-06-22 15:54:43 +02:00
Judemir Ribeiroandtevador 776723dd40 POWER7+ VSX support plus AES hardware support for POWER8 and newer. (#41) 2019-06-22 15:54:02 +02:00
tevadorandGitHub e31a621d6f Fix possible overflow in static_assert (#67) 2019-06-14 23:16:27 +02:00
Jethro Grassie 81d3a9d4a1 benchmark: add thread affinity setting 2019-06-13 23:33:41 -04:00
tevador 7edae5a4e4 Fix possible overflow in static_assert 2019-06-11 11:00:36 +02:00
tevadorandGitHub 447634f51d Use strongly typed enums (#55) 2019-06-10 16:02:25 +02:00
tevadorandGitHub 52aa36249e Add Dataset prefetch in interpreted VM (#52) 
- to formally match the specification
- a small increase in interpreted mining speed (~4%)
 2019-06-10 16:00:04 +02:00
hycandtevador eb6f6bb041 Fix Windows detection (#58) 2019-06-10 15:59:25 +02:00
tevadorandGitHub cc2551b02b Support building a shared library (#53) 2019-06-10 15:58:51 +02:00
tevadorandGitHub 0c5b666df4 Configuration guidelines (#59) 
* added detailed guidelines for the selection of configuration values
* added additional compile-time checks to prevent bad configurations
* removed RANDOMX_SUPERSCALAR_MAX_SIZE parameter
 2019-06-10 15:57:36 +02:00
tevadorandGitHub e4b2270104 Merge pull request #47 from tevador/pr-doc 
Documentation and tests
 2019-06-01 11:14:13 +02:00
tevadorandGitHub f7c99c5b58 Use 4 AES rounds for program generation (#46) 2019-06-01 11:13:30 +02:00
tevador 8298c9faf8 Much more detailed design description 
Added runtime distribution test
Fixed inaccurate results of performance simulations
Program publicly accessible in randomx_vm class
 2019-06-01 11:02:40 +02:00
tevador bc2aae0f61 Support Dataset size larger than 4 GiB 
Support arbitrary value of RANDOMX_DATASET_EXTRA_SIZE
 2019-05-29 17:27:49 +02:00
tevador 378d5def38 Added performance simulation 2019-05-21 11:24:49 +02:00
tevador 8a5ead5ce3 Use 'dst' as the CBRANCH condition register 
See issue #43
 2019-05-21 08:37:36 +02:00
tevador 1276d67d2f Fix build on Cygwin/MinGW 2019-05-18 19:30:28 +02:00
tevador 2706a8b753 Relicensed under the 3-clause BSD license 2019-05-18 14:21:47 +02:00
tevador c5c891ff8e Correctly call JitCompiler destructor 
Fix cmake/ccache
 2019-05-18 00:14:43 +02:00
Howard Chu ab6076ae58 Avoid argon2 symbol clashes with libsodium 2019-05-16 22:49:44 +01:00
tevador ac22aed121 Proper C declaration without parameters 2019-05-16 20:40:06 +02:00
tevador 1029098719 Updated documentation 2019-05-15 23:13:22 +02:00
tevador 42cb2fc852 Fixed non-x86 compilation 2019-05-15 22:35:45 +02:00
tevador 2b3a03a9dc Fixed FSCAL instruction causing group F registers to exceed their intended maximum value 2019-05-15 22:07:26 +02:00
tevador 2a04dfdd4f Fixed x87 math precision (i386 build) 2019-05-15 16:30:20 +02:00
tevador afaeff6066 Fixed incorrect sqrt results on 32bit targets using x87 math 
Cleaner implementation of FSWAP
 2019-05-15 13:23:50 +02:00
tevador 1aa7865619 Abstracted away from x86 intrinsics 2019-05-14 09:13:38 +02:00
tevador 3dd21ea93d Prepare for JIT compiler support for other platforms 2019-05-12 22:31:48 +02:00
tevador a560cec3e7 Clarifications/corrections in the specification/comments 
Removed some unused code
 2019-05-10 16:43:24 +02:00
tevador 3f7139d3aa Fixed a possibility of buffer overflow in Superscalar generator 2019-05-09 08:29:42 +02:00
tevador a78429202b Query for LargePageMinimum on Windows 2019-05-06 18:18:52 +02:00
tevador c1314dc2a2 Use values from configuration.h in assembly code 2019-05-06 18:14:00 +02:00
tevador 4934bbf69d Updated documentation 2019-05-05 19:08:18 +02:00
tevador 40a08bb0c8 Fixed incorrect latency of mul_r in SuperscalarHash 2019-05-05 14:49:00 +02:00
tevador a22e3b3cb0 30% faster JIT compiler 2019-05-04 19:40:25 +02:00
tevador b1f1e1d6ad Fixed IMUL_RCP if divisor is a power of 2 2019-05-04 18:00:17 +02:00
tevador b62b1f8717 Added scratchpad entropy test 2019-05-03 16:57:33 +02:00
tevador cb3d57376f Fixed API examples 2019-05-03 16:50:05 +02:00
tevador 9e5eac8645 Fixed a chance of CBRANCH looping 
Fixed CBRANCH jump probability being lower than expected
 2019-05-03 14:02:40 +02:00
tevador 01db567e9d Fixed an inconsistency in IADD_RS in SuperscalarHash 2019-05-01 14:46:51 +02:00
tevador c87dcc8ae5 Cache seed renamed to key 2019-05-01 14:40:13 +02:00
tevador 1a4bde36be Fixed a missing header dependency 2019-04-30 21:33:02 +02:00
tevador ca96270509 Group E exponent changed from a static value (-240) to dynamic 2019-04-30 21:14:50 +02:00
tevador be21ba767c Doubled the frequency of CBRANCH, halved the jumping probability 2019-04-30 14:09:46 +02:00
tevador 3cf6a30076 Fixed biased condition register selection 2019-04-30 10:20:28 +02:00